




# Sierra Components, Inc.

2222 Park Place Building 3 Suite E • Minden, Nevada 89423  
 Phone: 775.783.4940 Fax: 775.783.4947

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.



<u>PAD NO</u>	<u>FUNCTIONS</u>
1	BALANCE
2	-IN
3	+IN
4	-V
5	BALANCE
6	OUT
7	+V
8	COMP

QC-1

Note: Substrate must be unbiased

**Topside Metal: Al**  
**Backside: Si**  
**Backside Potential: See note**  
**Mask Ref:**  
**Bond Pads : .004" Min**

APPROVED BY: CB   
 MFG: Harris

**DIE SIZE : .073" x .052"**  
**THICKNESS: .019"**

**DATE: 1/25/01**  
**P/N: HA0-2605-6**